Self Snoop
The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.