Flush-To-Zero
Bit 15 (FZ) of the MXCSR register enables the flush-to-zero mode, which controls the masked response to an SIMD floating-point underflow condition. When the underflow exception is masked and the flush-to-zero mode is enabled, the processor returns a zero result with the sign of the true result.